



L-IG41M3

Rev:1.1

TABLE OF CONTENTS

PAGE 01	COVER PAGE
PAGE 02	GPIO/STRAP
PAGE 03	System Block Diagram
PAGE 04	CPU-SOCKET LG775-1
PAGE 05	CPU-SOCKET LG775-2
PAGE 06	CPU-SOCKET LG775-3
PAGE 07	CLOCK SLG8XP548T
PAGE 08	MCH PCIE/DMI/FSB
PAGE 09	MCH /DDR3A/DDR3B
PAGE 10	MCH /VGA/MISC
PAGE 11	MCH /POWER
PAGE 12	MCH /GND
PAGE 13	PCIE 16X
PAGE 14	HDMI Interface
PAGE 15	VGA CONN/HDMI CONN
PAGE 16	240P DDR3, CHA
PAGE 17	240P DDR3, CHB
PAGE 18	ICH7 PCI/PCI-E/USB
PAGE 19	ICH7 SATA
PAGE 20	ICH7 DEVICE
PAGE 21	ICH7 POWER
PAGE 22	USB
PAGE 23	SPI ROM/PCI-E 1X * 2
PAGE 24	PCI
PAGE 25	REALTEK LAN 8102EL/8103EL/8111DL
PAGE 26	SUPER I/O 8755/8757
PAGE 27	PS2/COM
PAGE 28	PANEL & FAN
PAGE 29	Audio CODEC(ALC662)
PAGE 30	Audio Connector
PAGE 31	DC_Vcore(NCP5395T)
PAGE 32	DC to DC
PAGE 33	DC to DC II
PAGE 34	DUAL POWER
PAGE 35	TEST POINT & OTHER
PAGE 36	Power Delivery
PAGE 37	RESET Power Sequence Diagram
PAGE 38	CLOCK DISTRIBUTION

Revision History

Rev	Data	Description
A	2009/03/14	
0.1	2009/05/08	Page04:add cpu heat sink fix HOLE via for lenovo request (edit cpu lib (add HOLE__GND pin 1~16)) Page15:VGA R/G/B signal rise/fall time fail solution and VGA leakage current issue solution Page22:F__USB1/F__USB2 change to 6*2 header for lenovo usb header spec change Page27:add serial resistors for PS/2 KB/MS (lenovo request) Page31:VRD11.1 signal measure solution Page07/Page20:RTC signal measure fail solution Page09/21:follow intel review result Page32/Page33:Reserve damping resistor at gate pin of MOSFET and negative feedback signal of OP
1.0	2009/07/01	page07:change PB12 footprint to 0603 for somkeless issue page25:update LAN Dual Color LED Schematic page26:IT8757 Update ATXPG circuit for 3V level page31:change R113/R112/R116=1R0 ,C98/C102/C106=4700pF for Low side MOS VDS over spec
	2009/07/28	page25:add bom table for lan EFUSE & EEPROM
1.1	2009/08/17	page25:update lan active LED control circuit

Design guide:

649795_Intel_G31_Platform_Design_Guide_Rev1_0 for ICH7

367652_Intel_4_Series_Platform_Design_Guide_Rev2_3

		Elitegroup Computer Systems	
Title		COVER PAGE	
Size	Document Number	Rev	
Custom	L-IG41M3	1.1	
Date:	Monday, August 31, 2009	Sheet	1 of 38

ICH7 GPIO Table

Name	Type	Voltage	Default	Functional	Function
GPI06	I/O	+VCC3	GPI	GPI6	CLR_COMS
GPI010	I/O	+3VSB	GPI	GPI10	LAN DSM function Detect
GPI023	I/O	+VCC3	LDRQ1#	LDRQ1#	FRONT_AUD_DET
GPI024	I/O	+3VSB	GPO	GPO24	CPU Variable SET
GPI028	I/O	+3VSB	GPO	GPO28	
GPI026	I/O	+3VSB	GPO	GPO26	USBPWR_FR
GPI027	I/O	+3VSB	GPO	GPO27	USBPWR_RE
GPI034	I/O	+VCC3	GPO	GPO34	LAN DSM function control
GPI035	I/O	+VCC3	GPI	GPO35	Chassis ID 1 Chassis ID 2
GPI039	I/O	+VCC3	GPI	GPO39	
GPI038	I/O	+VCC3	GPI	GPO38	COM1 detect
GPI08	I/O	+3VSB	GPI	GPI8	COM header detect 0 with com header *1 without com header
GPI09	I/O	+3VSB	GPI	GPI9	SPDIFOUT header detect 0 with spdifout header *1 without spdifout header

ITE8755 GPIO Table

Name	Type	Voltage	Default	Functional Description	Function
GP25	DIOD8	VCCH	GPO25	GPI025	Y LED CONTROL
GP26	DIOD8	VCCH	GPO26	GPI026	G LED CONTROL
GP12	DIOD8	+VCC	PCI Reset 1#	PCI Reset 1# / GPIO 12	WT_BEEP
GP14	DIOD8	+VCC	PECI Request	PECI Request /GPIO14	ICH_THRM_L
GP40	DIOD8	VCCH	3VSBSW#	3VSBSW# / GPIO 40	DIMM_5VDUAL CONTROL

G41 Strapping table

Name	Strapping
SDVO_CTRLDATA sample during reset	1 Enable the digital Port B 0 Disabled the digital Port B(DEFAULT INTERNAL PD)
DDPC_CTRLDATA sample during reset	1 Enable the digital Port C 0 Disabled the digital Port C(DEFAULT INTERNAL PD)
TCEN	TLS Confidentiality Enable(Transport Layer Security Straps) *0 = Disable TLS (DEFAULT) 1 = Enable TLS
ITPM	Integrated TPM Enable 0 = Enable Intel TPM *1 = Disable Intel TPM (DEFAULT)
EXP_SLR	PCI Express* Static Lane Reversal/Form Factor Selection *1 Normal operation (ATX) (DEFAULT) 0 (G)MCH PCI Express lane numbers are reversed (BTX)
EXP_SM	Concurrent PCI Express Port Enable *1 Both SDVO and PCI Express are operating simultaneously via the PCI Express port (DEFAULT) 0 Only SDVO or PCI Express is operational
TP_MF20 (DualX8_Enable)	2x8 PEG Port Bifurcation: *1 1x16 PCI Express Port Enabled(DEFAULT) 0 2x8 PCI Express Ports Enabled

ICH7 Strapping table


Name	Strapping
GPO25 internal pull-up	DMI AC/DC Coupling Selection(Sampled on Rising Edge of RSMRST#) 1 the DMI interface is strapped to operate in DC coupled mode 0 the DMI interface is strapped to operate in AC coupled mode(Default)
GNT5_L : GNT4_L internal pull-up	BOOT BIOS DESTINATION SELECTION(Sampled on rising edge of PWR0K) *0:1 Flash Cycles Routed to SP0(Default) 1:0 Flash Cycles Routed to PC1 1:1 Flash Cycles Routed to LPC 0:0 Reserved
TP_SF21 (ICH PIN F21,TP3) internal pull-up	XOR Chain Entrance(Sampled on rising edge of PWR0K): low enable (This signal should not be pulled low unless using XOR Chain testing.)
ICH_HDSDOOUT :bit1 ICH_HDSYNC :bit0 internal pull-down	PCI Express Port Configuration (Sampled on rising edge of PWR0K when TP3 is not pulled low at the rising edge of PWR0K) 11 = 1 x4, Port 1 (x4) 10 = Reserved 01 = Reserved *00 = 4 x1s, Port 1 (x1), Port 2 (x1), Port 3 (x1), Port 4 (x1)
ICH_INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable *1 Enable 0 Disabled
SPKR internal pull-down	No Reboot mode(ICH7 will disable the TCO Timer system reboot feature) 1 Enable *0 Disabled

Support HDMI audio table

	* HDMI Disable HDMI Enable	
HDMIa(Page10)	X	V
HDMIb(Page10)	V	X
HDMId(Page11)	X	V
HDMId(Page11)	V	X
HDMIf(Page20)	X	V
HDMIf(Page21)	+3VSB	+1P5_SB
HDMIg(Page21)	+VCC3	+ICH_1P5V
HDMIh(Page29)	+VCC3	+ICH_1P5V
HDMIi(Page33)	X	V

PCI ROUTING TABLE

DEVICE	IDSEL	INT#	REQ#	GNT#
PCI1	18	F/G/H/E	REQ0	GNT0



Title

GPIO/STRAP

Size Custom

Document Number

Rev

Date

Monday, August 31, 2009


Sheet

2

of

38

L-IG41M31.1





McCreary(Corporate) ,vPro
Eaglelake Q: Corporate Integrated Graphics


Boulder Creek(consumer) ,VIIV
* Eaglelake G: Consumer Integrated Graphics
Eaglelake P: Consumer Discrete Graphics



PCB	Total Thickness	Core Prepreg
BearLake	62 mil	50 mil
EagleLake	59 mil	47 mil


PCB:244*224*1.5mm 4L
1080:50 ohm +/-15%(4 mil)




























SW_SEL	Function
Hi	HDMI mode
Lo	PCIEx16 mode





DDC_EN	Passgate
3.3V	Enable
0	Disable


	EQ_0	EQ_1	Equalization (dB)
*	0	0	3
	0	1	7.2
	1	0	10
	1	1	20



	OC_3	OC_2	OC_1	OC_0	Vswing (mV)	Pre/De-emphasis
*	0	0	0	0	500	0
	0	0	0	1	600	0
	0	0	1	0	750	0
		




VGA













74HCT32-5-S
02-192-032130 Better rise time
02-192-032031 Better rise time

HDMI

20090313 ADD







Elitegroup Computer Systems

240P DDR3, CHB



Size Custom Document Number **L-IG41M3** Rev 1.1

Date: Monday, August 31, 2009 Sheet 17 of 38




20090425 intel review
Place near ICH7
PDG chapter8 fig8-19





20090324 add for lenovo





ICH7 internal 20K pull-ups for GNT0-5





The ICH7 3 GB/s SATA transmit buffers have been designed to maximize performance. As a result, the SATA transmit signaling voltage levels may exceed the TX and RX voltage specifications.
(Reference Intel ICH7 Family Specification Update, Document Number: 307014-024, Page 13.)








X7R:for SATA











20 USB_GPI13 USB_GPI13
20 USB_GPI12 USB_GPI12

Lenovo request
F_USB1: UHCI HOST CONTROLLER 3#
F_USB2: UHCI HOST CONTROLLER 4#
REAR_USB: UHCI HOST CONTROLLER 1# ~ 2#










2009-03-20 DEL TCM



```
STUFF SPI_DEBUG:
    DEL R474
ADD D31,DEL R114(REWORK )
ADD SPI_DEBUG(1-3)
```








BOM Difference



Location	RTL8102EL RTL8103EL	RTL8111DL 1000M
Ra	X	V
Rb	X	X
Rc	V	X
Rd	V	X
La	X	V
Re	X	V
Ca	X	V
Cb	X	V
Cc	X	V
Cd	X	V
Ce	USBX2-LAN-100	USBX2-LAN-1000
Cf	V	X
Cg	.01U-04	0-04
RJ	(2-3)	(1-2)
LED	Not change	ADD R402/Q38
LAN IC	8102/8103EL	RTL8111DL

Location	USE EFUSE	USE EEPROM
Cf	330 OHM	4.7K OHM only stuff for 8111DL
A1	X	V
A2	X	V
A3	X	only stuff for 8111DL
A4	X	V
A5	X	V
A6	V	X



WOL	Status	Yellow	Grn/Org
don't care	No Link	off	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off	off
on	10M,inactive	off	off
on	10M,active	off	off
on	100M,inactive	off	off
on	100M,active	off	off
on	1G,inactive	off	off
on	1G,active	off	off

LED	00	01	10	11
LED0	Tx/Rx	Tx/Rx	Tx	LINK10/ACT
LED1	LINK100	LINK100/1000	LINK	LINK100/ACT
LED2	LINK10	LINK10/100	Rx	FULL
LED3	LINK1000	LINK1000	FULL	LINK1000/ACT




Elitegroup Computer Systems



REALTEK LAN 8102EL/8103EL/8111DL

Size Custom Document Number **L-IG41M3** Rev 1.1



Date: Monday, August 31, 2009 Sheet 25 of 38




KEYBOARD & MOUSE




COM1






Verfourt bias for stereo microphone



Place near Chip



Resistors Networks








HDMTh






Elitegroup Computer Systems

Title	Audio CODEC(ALC662)		
Size	Custom	Document Number	Rev
		L-IG41M3	1.1
Date:	Monday, August 31, 2009	Sheet	29 of 38






ICH7 VccSus3_3:0.7A
LAN: 0.2A
PCI:0.375A
PCIE1X:0.375*2=0.75A
PCIE16X:0.375A



(For USB/SATA/PCIE/DMI)

[illegible]